Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

RA4M1 Arkusz danych(PDF) 67 Page - Renesas Technology Corp

Numer części RA4M1
Szczegółowy opis  RA4M1 Group
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  RENESAS [Renesas Technology Corp]
Strona internetowa  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA4M1 Arkusz danych(HTML) 67 Page - Renesas Technology Corp

Back Button RA4M1 Datasheet HTML 63Page - Renesas Technology Corp RA4M1 Datasheet HTML 64Page - Renesas Technology Corp RA4M1 Datasheet HTML 65Page - Renesas Technology Corp RA4M1 Datasheet HTML 66Page - Renesas Technology Corp RA4M1 Datasheet HTML 67Page - Renesas Technology Corp RA4M1 Datasheet HTML 68Page - Renesas Technology Corp RA4M1 Datasheet HTML 69Page - Renesas Technology Corp RA4M1 Datasheet HTML 70Page - Renesas Technology Corp RA4M1 Datasheet HTML 71Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 131 page
background image
R01DS0355EJ0110 Rev.1.10
Page 67 of 131
Sep 29, 2023
RA4M1 Group
2. Electrical Characteristics
2.3.6
I/O Ports, POEG, GPT, AGT, KINT, and ADC14 Trigger Timing
Note 1.
Constraints on input cycle:
When not switching the source clock: tPcyc × 2 < tACYC should be satisfied.
When switching the source clock: tPcyc × 6 < tACYC should be satisfied.
Note:
tPcyc: PCLKB cycle, tPDcyc: PCLKD cycle
Figure 2.38
I/O ports input timing
Figure 2.39
POEG input trigger timing
Table 2.31
I/O Ports, POEG, GPT, AGT, KINT, and ADC14 trigger timing
Parameter
Symbol Min
Max
Unit
Test
conditions
I/O ports
Input data pulse width
tPRW
1.5
-
tPcyc
Figure 2.38
Input/output data cycle (P002, P003, P004, P007)
tPOcyc
10
-
us
POEG
POEG input trigger pulse width
tPOEW
3-
tPcyc
Figure 2.39
GPT
Input capture pulse width
Single edge
tGTICW
1.5
-
tPDcyc
Figure 2.40
Dual edge
2.5
-
AGT
AGTIO, AGTEE input cycle
2.7 V ≤ VCC ≤ 5.5 V
tACYC*1 250
-
ns
Figure 2.41
2.4 V ≤ VCC < 2.7 V
500
-
ns
1.8 V ≤ VCC < 2.4 V
1000
-
ns
1.6 V ≤ VCC < 1.8 V
2000
-
ns
AGTIO, AGTEE input high level
width, low-level width
2.7 V ≤ VCC ≤ 5.5 V
tACKWH,
tACKWL
100
-
ns
2.4 V ≤ VCC < 2.7 V
200
-
ns
1.8 V ≤ VCC < 2.4 V
400
-
ns
1.6 V ≤ VCC < 1.8 V
800
-
ns
AGTIO, AGTO, AGTOA, AGTOB
output cycle
2.7 V ≤ VCC ≤ 5.5 V
tACYC2
62.5
-
ns
Figure 2.41
2.4 V ≤ VCC < 2.7 V
125
-
ns
1.8 V ≤ VCC < 2.4 V
250
-
ns
1.6 V ≤ VCC < 1.8 V
500
-
ns
ADC14
14-bit A/D converter trigger input pulse width
tTRGW
1.5
-
tPcyc
Figure 2.42
KINT
KRn (n = 00 to 07) pulse width
tKR
250
-
ns
Figure 2.43
Port
tPRW
POEG input trigger
tPOEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com