ST7MC1K2 datasheet(83/371 Pages) STMICROELECTRONICS

83 / 371 page

Obsolete

Product(s)

- Obsolete

Product(s)

ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto

I/O ports

83/371

9.5

Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is

selected with DDR and OR registers and the interrupt mask in the CC register is not active

(RIM instruction).

9.5.1

I/O port implementation

The I/O port register configurations are summarized below.

Standard ports

Interrupt ports

Table 28.

I/O port interrupt control/wake-up capability

Interrupt event

Event flag Enable control bit Exit from WAIT Exit from HALT

External interrupt on selected

external event

DDRx, ORx

Yes

Table 29.

Standard ports: PA4, PA2:0, PB5:0, PC7:4, PD7:6, PE5:0, PF5:0, PG7:0,

PH7:0

Mode

DDR

Floating input

Pull-up input

Open drain output

Push-pull output

Table 30.

Interrupt ports with pull-up: PA6, PA3, PB6, PC3, PC1, PD5, PD4, PD2

Mode

DDR

Floating input

Pull-up interrupt input

Open drain output

Push-pull output

Table 31.

Interrupt ports without pull-up: PA7, PA5, PB7, PC2, PC0, PD6, PD3, PD

Mode

DDR

Floating input

Floating interrupt input

Open drain output

Push-pull output

Obsolete

Product(s)

- Obsolete

Product(s)

ST7MC1K2 Arkusz danych(PDF) 83 Page - STMicroelectronics

ST7MC1K2 Arkusz danych(HTML) 83 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL