ST7MC1K2 datasheet(91/371 Pages) STMICROELECTRONICS

91 / 371 page

Obsolete

Product(s)

- Obsolete

Product(s)

ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto

On-chip peripherals

91/371

10.1.8

Using Halt mode with the watchdog (WDGHALT option)

If Halt mode is used when the watchdog is enabled, refresh the WDG counter before

executing the HALT instruction to avoid an unexpected WDG reset immediately after waking

up the microcontroller.

10.1.9

Watchdog interrupts

None.

10.1.10

Watchdog control register (WDGCR)

10.1.11

Watchdog window register (WDGWR)

WDGCR

Reset value: 0111 1111 (7Fh)

654

WDGA

T[6:0]

R/W

Table 35.

WDGCR register description

Bit

Name

Function

WDGA

Activation bit

This bit is set by software and only cleared by hardware after a reset. When

WDGA = 1, the watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

Note: This bit is not used if the hardware watchdog option is enabled by option

byte.

6:0

T[6:0]

7-bit counter (MSB to LSB)

These bits contain the value of the watchdog counter. It is decremented every

16384 fOSC2 cycles (approx). A reset is produced when it rolls over from 40h to

3Fh (T6 becomes cleared).

WDGWR

Reset value: 0111 1111 (7Fh)

654

Reserved

W[6:0]

-R/W

Table 36.

WDGWR register description

Bit Name

Function

Reserved, must be kept cleared

6:0 W[6:0]

7-bit window value

These bits contain the window value to be compared to the downcounter.

Obsolete

Product(s)

- Obsolete

Product(s)

ST7MC1K2 Arkusz danych(PDF) 91 Page - STMicroelectronics

ST7MC1K2 Arkusz danych(HTML) 91 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL