ATmega325P datasheet(79/364 Pages) ATMEL

79 / 364 page

8023F–AVR–07/09

ATmega325P/3250P

13.3.5

Alternate Functions of Port G

The alternate pin configuration is as follows:

Note:

1. Port G, PG5 is input only. Pull-up is always on.

See Table 25-3 on page 272 for RSTDISBL fuse.

The alternate pin configuration is as follows:

• RESET – Port G, Bit 5

RESET: External Reset input. When the RSTDISBL Fuse is programmed (‘0’), PG5 will function

as input with pull-up always on.

• T0 – Port G, Bit 4

T0, Timer/Counter0 Counter Source.

• T1 – Port G, Bit 3

T1, Timer/Counter1 Counter Source.

Table 13-14 and Table 13-15 relates the alternate functions of Port G to the overriding signals

shown in Figure 13-5 on page 69.

Table 13-13. Overriding Signals for Alternate Functions in PF3:PF0

Signal Name

PF3/ADC3

PF2/ADC2

PF1/ADC1

PF0/ADC0

PUOE

PUOV

DDOE

DDOV

PVOE

PVOV

PTOE

––

DIEOE

DIEOV

––

AIO

ADC3 INPUT

ADC2 INPUT

ADC1 INPUT

ADC0 INPUT

Table 13-14. Port G Pins Alternate Functions (SEG refers to 100-pin/64-pin pinout)

Port Pin

Alternate Function

PG5

RESET(1)

PG4

T0(Timer/Counter0 Clock Input)

PG3

T1(Timer/Counter1 Clock Input)

PG2

–

PG1

–

PG0

–

ATmega325P Arkusz danych(PDF) 79 Page - ATMEL Corporation

ATmega325P Arkusz danych(HTML) 79 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL