 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
MPC5121E Arkusz danych(PDF) 27 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5121E Arkusz danych(HTML) 27 Page - Freescale Semiconductor, Inc |
|
|
27 / 86 page  Electrical and Thermal Characteristics MPC5121E/MPC5123 Data Sheet, Rev. 4 Freescale Semiconductor 27 3.2.2 RTC Oscillator Electrical Characteristics 3.2.3 System PLL Electrical Characteristics 3.2.4 e300 Core PLL Electrical Characteristics The internal clocking of the e300 core is generated from and synchronized to the system clock by means of a voltage-controlled core PLL. Table 13. RTC Oscillator Electrical Characteristics Characteristic Sym Min Typical Max Unit SpecID RTC_XTALI frequency frtc_xtal — 32.768 — kHz O2.1 Table 14. System PLL Specifications Characteristic Sym Min Typical Max Unit SpecID Sys PLL input clock frequency1 1 The SYS_XTALI frequency and PLL Configuration bits must be chosen such that the resulting system frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. fsys_xtal 16 33.3 67 MHz O3.1 Sys PLL input clock jitter2 2 This represents total input jitter—short term and long term combined. Two different types of jitter can exist on the input to CORE_SYSCLK, systemic and true random jitter. True random jitter is rejected. Systemic jitter is passed into and through the PLL to the internal clock circuitry. tjitter — — 10 ps O3.2 Sys PLL VCO frequency1 fVCOsys 400 — 800 MHz O3.3 Sys PLL VCO output jitter (Dj), peak to peak / cycle fVCOjitterDj — — 40 ps O3.4 Sys PLL VCO output jitter (Rj), RMS 1 sigma fVCOjitterRj — — 12 ps O3.5 Sys PLL relock time—after power up3 3 PLL relock time is the maximum amount of time required for the PLL lock after a stable VDD and CORE_SYSCLK are reached during the power-on reset sequence. tlock1 — — 200 μsO3.6 Sys PLL relock time—when power was on4 4 PLL relock time is the maximum amount of time required for the PLL lock after the PLL has been disabled and subsequently re-enabled during sleep modes. tlock2 — — 170 μsO3.7 Table 15. e300 PLL Specifications Characteristic Sym Min Typical Max Unit SpecID e300 frequency1 1 The frequency and e300 PLL Configuration bits must be chosen such that the resulting system frequencies, CPU (core) frequency, and e300 PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies in Table 16. There is a hard coded relationship between fcore and fVCOcore (fcore =fVCOcore/2). fcore 200 — 400 MHz O4.1 e300 PLL VCO frequency1 fVCOcore 400 — 800 MHz O4.3 e300 PLL input clock frequency fCSB_CLK 50 — 200 MHz O4.4 e300 PLL input clock cycle time tCSB_CLK 5 — 20 ns O4.5 e300 PLL relock time2 2 PLL relock time is the maximum amount of time required for the PLL lock after a stable VDD and CORE_SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep modes. tlock — — 200 μsO4.6 |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
