MPC5121E datasheet(73/86 Pages) FREESCALE

73 / 86 page

Electrical and Thermal Characteristics

MPC5121E/MPC5123 Data Sheet, Rev. 4

Freescale Semiconductor

3.3.23

IEEE 1149.1 (JTAG)

Figure 53. Timing Diagram – JTAG Clock Input

Table 50. JTAG Timing Specification

Sym

Characteristic

Min

Max

Unit

SpecID

—

TCK frequency of operation

MHz

A23.1

TCK cycle time

—

A23.2

TCK clock pulse width measured at 1.5V

1.08

—

A23.3

TCK rise and fall times

A23.4

4TRST setup time to tck falling edge1

1 TRST is an asynchronous signal. The setup time is for test purposes only.

—

A23.5

5TRST assert time

—

A23.6

Input data setup time2

2 Non-test, other than TDI and TMS, signal input timing with respect to TCK.

—

A23.7

Input data hold time2

—

A23.8

TCK to output data valid3

3 Non-test, other than TDO, signal output timing with respect to TCK.

A23.9

TCK to output high impedance3

030

A23.10

TMS, TDI data setup time.

—

A23.11

TMS, TDI data hold time.

—

A23.12

TCK to TDO data valid.

A23.13

TCK to TDO high impedance.

A23.14

TCK

VM = Midpoint Voltage

MPC5121E Arkusz danych(PDF) 73 Page - Freescale Semiconductor, Inc

MPC5121E Arkusz danych(HTML) 73 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Arkusz danych Pobierz

Link URL