MPC5121E datasheet(17/86 Pages) FREESCALE

17 / 86 page

Pin Assignments

MPC5121E/MPC5123 Data Sheet, Rev. 4

Freescale Semiconductor

1) This pin is an input or open-drain output. This pin can not be configured. There is an internal pull-up resistor implemented.

2) This pin is an input only. This pin can not be configured.

3) These JTAG pins have internal pull-up P-FETs. This pin can not be configured.

4) This pins should have an external pull-up resistor. Follow PCI specification and see System Design Information.

5) This test pin must be tied to VSS.

6) This pin contains an enabled internal Schmitt trigger.

NOTE

This table indicates only the pins with permananently enabled internal pull-up, pull-down,

or Schmitt trigger. Most of the digital I/O pins can be configured to enable internal pull-up,

pull-down, or Schmitt trigger. See the MPC5121e Microcontroller Reference Manual, IO

Control chapter.

USB_VDDA_BIAS

D22

Analog Power

—

USB_VSSA

C22, E20, E21

Analog Ground

—

USB_VDDA

C21, D20

Analog Power

—

Power and Ground Supplies (SATA PHY)

SATA_RESREF

Analog Power

—

SATA_VDDA_3P3

Analog Power

—

SATA_VDDA_1P2

C5, D1, E2

Analog Power

—

SATA_VDDA_VREG

Analog Power

—

SATA_PLL_VDDA1P2

Analog Power

—

SATA_PLL_VSSA

Analog Ground

—

SATA_RX_VSSA

A6, B4

Analog Ground

—

SATA_TX_VSSA

Analog Ground

—

Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 12 of 12)

Signal

Package Pin Number

Pad Type

Power Supply

Notes

MPC5121E Arkusz danych(PDF) 17 Page - Freescale Semiconductor, Inc

MPC5121E Arkusz danych(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Arkusz danych Pobierz

Link URL