| Zakładka z wyszukiwarką danych komponentów |
|
MPC5121E Arkusz danych(PDF) 58 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5121E Arkusz danych(HTML) 58 Page - Freescale Semiconductor, Inc |
|
58 / 86 page ![]() MPC5121E/MPC5123 Data Sheet, Rev. 4 Electrical and Thermal Characteristics Freescale Semiconductor 58 Figure 38. Ethernet Timing Diagram – MII Serial Management Table 34. MII Serial Management Channel Signal Timing Sym Description Min Max Unit SpecID 10 MDC falling edge to MDIO output delay 0 25 ns A11.10 11 MDIO (input) to MDC rising edge setup 10 — ns A11.11 12 MDIO (input) to MDC rising edge hold 0 — ns A11.12 13 MDC pulse width high1 1 MDC is generated by MPC5121e/MPC5123 with a duty cycle of 50% except when MII_SPEED in the FEC MII_SPEED control register is changed during operation. See the MPC5121e/MPC5123 Reference Manual. 160 — ns A11.13 14 MDC pulse width low1 160 — ns A11.14 15 MDC period2 2 The MDC period must be set to a value of less than or equal to 2.5 MHz (to be compliant with the IEEE MII characteristic) by programming the FEC MII_SPEED control register. See the MPC5121e/MPC5123 Reference Manual. 400 — ns A11.15 MDC (Output) MDIO (Input) MDIO (Output) 10 11 12 13 14 15 |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |