UJA1069 datasheet(55/64 Pages) PHILIPS

55 / 64 page

UJA1069_2

Preliminary data sheet

Rev. 02 — 5 March 2007

55 of 64

NXP Semiconductors

UJA1069

LIN fail-safe system basis chip

tTXDL(dom)(dis)

TXDL permanent dominant

disable time

Active mode; TXDL = 0 V

Battery monitoring

tBAT42(L)

BAT42 LOW time for

setting PWONS

µs

tSENSE(L)

BAT42 LOW time for

setting BATFI

µs

Power supply V1; pin V1

tV1(CLT)

V1 clamped LOW time

during ramp-up of V1

Start-up mode; V1 active

229

283

Power supply V3; pin V3

tw(CS)

cyclic sense period

V3C[1:0] = 10; see Figure 13

V3C[1:0] = 11; see Figure 13

ton(CS)

cyclic sense on-time

V3C[1:0] = 10; see Figure 13

345

423

µs

V3C[1:0] = 11; see Figure 13

345

423

µs

Wake-up input; pin WAKE

tWU(ipf)

input port ﬁlter time

VBAT42 = 5 V to 27 V

120

µs

VBAT42 = 27 V to 52 V

250

µs

tsu(CS)

cyclic sense sample setup

time

V3C[1:0] = 11 or 10;

see Figure 13

310

390

µs

Watchdog

tWD(ETP)

earliest watchdog trigger

point

programmed Nominal

Watchdog Period (NWP);

Normal mode

0.45

× NWP -

0.55

× NWP

tWD(LTP)

latest watchdog trigger

point

programmed nominal

watchdog period; Normal

mode, Standby mode and

Sleep mode

0.9

× NWP -

1.1

× NWP

tWD(init)

watchdog initializing period watchdog time-out in Start-up

mode

229

283

Fail-safe mode

tret

retention time

Fail-safe mode; wake-up

detected

1.3

1.5

1.7

Reset output; pin RSTN

tRSTN(CHT)

clamped HIGH time,

pin RSTN

RSTN driven LOW internally

but RSTN pin remains HIGH

115

141

tRSTN(CLT)

clamped LOW time,

pin RSTN

RSTN driven HIGH internally

but RSTN pin remains LOW

229

283

tRSTN(INT)

interrupt monitoring time

INTN = 0

229

283

tRSTNL

reset lengthening time

after internal or external reset

has been released; RLC = 0

0.9

1.1

after internal or external reset

has been released; RLC =1

Table 26.

Dynamic characteristics …continued

Tvj = −40 °C to +150 °C; VBAT42 =5.5 V to52V; VBAT14 =5.5 V to27V; VBAT42 ≥ VBAT14 − 1 V; unless otherwise speciﬁed. All

voltages are deﬁned with respect to ground. Positive currents ﬂow into the IC.[1]

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

UJA1069 Arkusz danych(PDF) 55 Page - NXP Semiconductors

UJA1069 Arkusz danych(HTML) 55 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Arkusz danych Pobierz

Link URL