UJA1069 datasheet(6/64 Pages) PHILIPS

6 / 64 page

UJA1069_2

Preliminary data sheet

Rev. 02 — 5 March 2007

6 of 64

NXP Semiconductors

UJA1069

LIN fail-safe system basis chip

5.2 Pin description

Table 2.

Pin description

Symbol

Description

HTSSOP32 HTSSOP24

n.c.

not connected

n.c.

not connected

TXDL

LIN transmit data input (LOW for dominant, HIGH for

recessive)

voltage regulator output for the microcontroller (3 V, 3.3 V

or 5 V depending on the SBC version)

RXDL

LIN receive data output (LOW when dominant, HIGH

when recessive)

RSTN

reset output to microcontroller (active LOW; will detect

clamping situations)

INTN

interrupt output to microcontroller (active LOW;

open-drain, wire-AND this pin to other ECU interrupt

outputs)

enable output (active HIGH; push-pull, LOW with every

reset / watchdog overﬂow)

SDI

SPI data input

SDO

SPI data output (ﬂoating when pin SCS is HIGH)

SCK

SPI clock input

SCS

SPI chip select input (active LOW)

n.c.

not connected

n.c.

not connected

n.c.

not connected

TEST

test pin (should be connected to ground in application)

INH/LIMP

inhibit / limp home output (BAT14 related, push-pull,

default ﬂoating)

WAKE

local wake-up input (BAT42 related, continuous or cyclic

sampling)

n.c.

not connected

n.c.

not connected

n.c.

not connected

n.c.

not connected

GND

ground

n.c.

not connected

LIN

LIN bus line (LOW in dominant state)

RTLIN

LIN-bus termination resistor connection

BAT14

14 V battery supply input

n.c.

not connected

SYSINH

system inhibit output (BAT42 related; e.g. for controlling

external DC-to-DC converter)

UJA1069 Arkusz danych(PDF) 6 Page - NXP Semiconductors

UJA1069 Arkusz danych(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Arkusz danych Pobierz

Link URL