CY8C53_11 datasheet(45/106 Pages) CYPRESS

45 / 106 page

PRELIMINARY

PSoC® 5: CY8C53 Family Datasheet

Document Number: 001-66237 Rev. *A

Page 45 of 106

8. Analog Subsystem

The analog programmable system creates application specific

combinations of both standard and advanced analog signal

processing blocks. These blocks are then interconnected to

each other and also to any pin on the device, providing a high

level of design flexibility and IP security. The features of the

analog subsystem are outlined here to provide an overview of

capabilities and architecture.

Flexible, configurable analog routing architecture provided by

analog globals, analog mux bus, and analog local buses

Successive approximation (SAR) ADC

Two 8-bit DACs that provide either voltage or current output

Four comparators with optional connection to configurable LUT

outputs

Two configurable switched capacitor/continuos time (SC/CT)

blocks for functions that include opamp, unity gain buffer,

programmable gain amplifier, transimpedance amplifier, and

mixer

Two opamps for internal use and connection to GPIO that can

be used as high current output buffers

CapSense subsystem to enable capacitive touch sensing

Precision reference for generating an accurate analog voltage

for internal analog blocks

Figure 8-1. Analog Subsystem Block Diagram

The PSoC Creator software program provides a user friendly

interface to configure the analog connections between the GPIO

and various analog resources and also connections from one

analog resource to another. PSoC Creator also provides

component libraries that allow you to configure the various

analog blocks to perform application specific functions (PGA,

transimpedance amplifier, voltage DAC, current DAC, and so

on). The tool also generates API interface libraries that allow you

to write firmware that allows the communication between the

analog peripheral and CPU/Memory.

A nalog

In te rfa c e

CM P

C a p S en se S u b syste m

DS I

A rra y

Clo c k

D istribu tion

De cim a to r

C onfig &

S tatus

R egisters

PH U B

CP U

C o m parators

GP IO

Po rt

GP IO

Po rt

DA C

SC /C T Blo c k

SC/C T Blo c k

SAR

AD C

P recision

R e fe rence

[+] Feedback

CY8C53 Arkusz danych(PDF) 45 Page - Cypress Semiconductor

CY8C53 Arkusz danych(HTML) 45 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL