CY8C53_11 datasheet(18/106 Pages) CYPRESS

18 / 106 page

PRELIMINARY

PSoC® 5: CY8C53 Family Datasheet

Document Number: 001-66237 Rev. *A

Page 18 of 106

6. System Integration

6.1 Clocking System

The clocking system generates, divides, and distributes clocks

throughout the PSoC system. For the majority of systems, no

external crystal is required. The IMO and PLL together can

generate up to a 67 MHz clock, accurate to ±4% over voltage and

temperature. Additional internal and external clock sources allow

each design to optimize accuracy, power, and cost. All of the

system clock sources can be used to generate other clock

frequencies in the 16-bit clock dividers and UDBs for anything

the user wants, for example a UART baud rate generator.

Clock generation and distribution is automatically configured

through the PSoC Creator IDE graphical interface. This is based

on the complete system’s requirements. It greatly speeds the

design process. PSoC Creator allows designers to build clocking

systems with minimal input. The designer can specify desired

clock frequencies and accuracies, and the software locates or

builds a clock that meets the required specifications. This is

possible because of the programmability inherent PSoC.

Key features of the clocking system include:

Seven general purpose clock sources

3 to 62 MHz IMO, ±4% at 3 MHz

4 to 25 MHz external crystal oscillator (MHzECO)

Clock doubler provides a doubled clock frequency output for

the USB block, see USB Clock Domain on page 21

DSI signal from an external I/O pin or other logic

24 to 67 MHz fractional PLL sourced from IMO, MHzECO, or

DSI

1 KHz, 33 KHz, 100 KHz ILO for watchdog timer (WDT) and

sleep timer

32.768 KHz external crystal oscillator (kHzECO) for RTC

Independently sourced clock dividers in all clocks

Eight 16-bit clock dividers for the digital system

Four 16-bit clock dividers for the analog system

Dedicated 16-bit divider for the CPU bus and CPU clock

Automatic clock configuration in PSoC Creator

Table 6-1. Oscillator Summary

Source

Fmin

Tolerance at Fmin

Fmax

Tolerance at Fmax

Startup Time

IMO

3 MHz

±4% over voltage and temperature

62 MHz

±10%

10 µs max

MHzECO

4 MHz

Crystal dependent

25 MHz

Crystal dependent

5 ms typ, max is

crystal dependent

DSI

0 MHz

Input dependent

66 MHz

Input dependent

PLL

24 MHz

Input dependent

67 MHz

Input dependent

250 µs max

Doubler

48 MHz

Input dependent

48 MHz

Input dependent

1 µs max

ILO

1 kHz

–50%, +100%

100 kHz

-55%, +100%

15 ms max in lowest

power mode

kHzECO

32 kHz

Crystal dependent

32 kHz

Crystal dependent

500 ms typ, max is

crystal dependent

[+] Feedback

CY8C53 Arkusz danych(PDF) 18 Page - Cypress Semiconductor

CY8C53 Arkusz danych(HTML) 18 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL