CY8C53_11 datasheet(85/106 Pages) CYPRESS

85 / 106 page

PRELIMINARY

PSoC® 5: CY8C53 Family Datasheet

Document Number: 001-66237 Rev. *A

Page 85 of 106

11.5.10 Programmable Gain Amplifier

The PGA is created using a SC/CT analog block; see the PGA component data sheet in PSoC Creator for full electrical specifications

and APIs.

Unless otherwise specified, operating conditions are:

Operating temperature = 25 °C for typical values

Unless otherwise specified, all charts and graphs show typical values

Figure 11-48. PGA Voffset Histogram, 4096 samples/

1024 parts

Table 11-34. PGA DC Specifications

Parameter

Description

Conditions

Min

Typ

Max

Units

Vin

Input voltage range

Power mode = minimum

Vssa

–

Vdda

Vos

Input offset voltage

Power mode = high,

gain = 1

–

TCVos

Input offset voltage drift

with temperature

Power mode = high,

gain = 1

–

±30

µV

/°C

Ge1

Gain error, gain = 1

–

±0.61

Ge16

Gain error, gain = 16

–

±6.1

Ge50

Gain error, gain = 50

–

±9

Vonl

DC output nonlinearity

Gain = 1

–

±0.01

% of

FSR

Cin

Input capacitance

–

Voh

Output voltage swing

Power mode = high,

gain = 1, Rload = 100 k

to VDDA / 2

VDDA – 0.15

–

Vol

Output voltage swing

Power mode = high,

gain = 1, Rload = 100 k

to VDDA / 2

–

VSSA + 0.15

Vsrc

Output voltage under load

Iload = 250 µA, power

mode = high

–

300

Idd

Operating current

Power mode = high

–

1.5

1.65

PSRR

Power supply rejection

ratio

–

[+] Feedback

CY8C53 Arkusz danych(PDF) 85 Page - Cypress Semiconductor

CY8C53 Arkusz danych(HTML) 85 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL