CY8C53_11 datasheet(29/106 Pages) CYPRESS

29 / 106 page

PRELIMINARY

PSoC® 5: CY8C53 Family Datasheet

Document Number: 001-66237 Rev. *A

Page 29 of 106

6.4.1 Drive Modes

Each GPIO and SIO pin is individually configurable into one of

the eight drive modes listed in Table 6-6. Three configuration bits

are used for each pin (DM[2:0]) and set in the PRTxDM[2:0]

registers. Figure 6-11 depicts a simplified pin view based on

each of the eight drive modes. Table 6-6 shows the I/O pin’s drive

state based on the port data register value or digital array signal

if bypass mode is selected. Note that the actual I/O pin voltage

is determined by a combination of the selected drive mode and

the load at the pin. For example, if a GPIO pin is configured for

resistive pull-up mode and driven high while the pin is floating,

the voltage measured at the pin is a high logic state. If the same

GPIO pin is externally tied to ground then the voltage

unmeasured at the pin is a low logic state.

Figure 6-11. Drive Mode

High Impedance Analog

The default reset state with both the output driver and digital

input buffer turned off. This prevents any current from flowing

in the I/O’s digital input buffer due to a floating voltage. This

state is recommended for pins that are floating or that support

an analog voltage. High impedance analog pins do not provide

digital input functionality.

To achieve the lowest chip current in sleep modes, all I/Os

must either be configured to the high impedance analog mode,

or have their pins driven to a power supply rail by the PSoC

device or by external circuitry.

High Impedance Digital

The input buffer is enabled for digital signal input. This is the

standard high impedance (HiZ) state recommended for digital

inputs.

Table 6-6. Drive Modes

Diagram

Drive Mode

PRTxDM2

PRTxDM1

PRTxDM0

PRTxDR = 1

PRTxDR = 0

High impedence analog

High-Z

High Impedance digital

High-Z

Resistive pull-up[7]

Res High (5K)

Strong Low

Resistive pull-down[7]

Strong High

Res Low (5K)

Open drain, drives low

High-Z

Strong Low

Open drain, drive high

Strong High

High-Z

Strong drive

Strong High

Strong Low

Resistive pull-up and pull-down[7]

Res High (5K)

Res Low (5K)

High Impedance

Analog

High Impedance

Digital

Resistive

Pull-Up

Resistive

Pull-Down

Open Drain,

Drives Low

Open Drain,

Drives High

Strong Drive

Resistive

Pull-Up and Pull-Down

Vddio

Note

7. Resistive pull-up and pull-down are not available with SIO in regulated output mode.

[+] Feedback

CY8C53 Arkusz danych(PDF) 29 Page - Cypress Semiconductor

CY8C53 Arkusz danych(HTML) 29 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL