CY8C53_11 datasheet(14/106 Pages) CYPRESS

14 / 106 page

PRELIMINARY

PSoC® 5: CY8C53 Family Datasheet

Document Number: 001-66237 Rev. *A

Page 14 of 106

4.4 Interrupt Controller

The Cortex-M3 NVIC supports 16 system exceptions and 32 interrupts from peripherals, as shown in Table 4-5.

Bit 0 of each exception vector indicates whether the exception is

executed using ARM or Thumb instructions. Because the

Cortex-M3 only supports Thumb instructions, this bit must

always be 1. The Cortex-M3 non maskable interrupt (NMI) input

can be routed to any pin, via the DSI, or disconnected from all

pins. See “DSI Routing Interface Description” section on

page 39.

The NVIC handles interrupts from the peripherals, and passes

the interrupt vectors to the CPU. It is closely integrated with the

CPU for low latency interrupt handling. Features include:

32 interrupts. Multiple sources for each interrupt.

Configurable number of priority levels: from 3 to 8.

Dynamic reprioritization of interrupts.

Priority grouping. This allows selection of preempting and non

preempting interrupt levels.

Support for tail-chaining, and late arrival, of interrupts. This

enables back-to-back interrupt processing without the

overhead of state saving and restoration between interrupts.

Processor state automatically saved on interrupt entry, and

restored on interrupt exit, with no instruction overhead.

If the same priority level is assigned to two or more interrupts,

the interrupt with the lower vector number is executed first. Each

interrupt vector may choose from three interrupt sources: Fixed

Function, DMA, and UDB. The fixed function interrupts are direct

connections to the most common interrupt sources and provide

the lowest resource cost connection. The DMA interrupt sources

provide direct connections to the two DMA interrupt sources

provided per DMA channel. The third interrupt source for vectors

is from the UDB digital routing array. This allows any digital signal

available to the UDB array to be used as an interrupt source. All

interrupt sources may be routed to any interrupt vector using the

UDB interrupt source connections.

Table 4-5. Cortex-M3 Exceptions and Interrupts

Exception

Number

Exception Type

Priority

Exception Table

Address Offset

Function

0x00

Starting value of R13 / MSP

Reset

–3 (highest)

0x04

Reset

NMI

–2

0x08

Non maskable interrupt

Hard fault

–1

0x0C

All classes of fault, when the corresponding fault handler

cannot be activated because it is currently disabled or

masked

MemManage

Programmable

0x10

Memory management fault, for example, instruction

fetch from a nonexecutable region

Bus fault

Programmable

0x14

Error response received from the bus system; caused

by an instruction prefetch abort or data access error

Usage fault

Programmable

0x18

Typically caused by invalid instructions or trying to

switch to ARM mode

7 – 10

–

0x1C – 0x28

Reserved

SVC

Programmable

0x2C

System service call via SVC instruction

Debug monitor

Programmable

0x30

Debug monitor

–

0x34

Reserved

PendSV

Programmable

0x38

Deferred request for system service

SYSTICK

Programmable

0x3C

System tick timer

16 – 47

IRQ

Programmable

0x40 – 0x3FC

Peripheral interrupt request #0 - #31

[+] Feedback

CY8C53 Arkusz danych(PDF) 14 Page - Cypress Semiconductor

CY8C53 Arkusz danych(HTML) 14 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL