CY8C53_11 datasheet(22/106 Pages) CYPRESS

22 / 106 page

PRELIMINARY

PSoC® 5: CY8C53 Family Datasheet

Document Number: 001-66237 Rev. *A

Page 22 of 106

6.2 Power System

The power system consists of separate analog, digital, and I/O supply pins, labeled VDDA, VDDD, and Vddiox, respectively. It also

includes two internal 1.8 V regulators that provide the digital (VCCD) and analog (VCCA) supplies for the internal core logic. The output

pins of the regulators (VCCD and VCCA) and the VDDIO pins must have capacitors connected as shown in Figure 6-4. The two VCCD

pins must be shorted together, with as short a trace as possible, and connected to a 1 µF ±10% X5R capacitor. The power system

also contains a sleep regulator and a hibernate regulator.

Figure 6-4. PSoC Power System

Note The two VCCD pins must be connected together with as short a trace as possible. A trace under the device is recommended, as

shown in Figure 2-4.

Vssb

Vddio0

Vssa

Vcca

Vdda

Digital

Regulators

Analog

Regulator

Analog

Domain

Digital

Domain

Sleep

Regulator

Hibernate

Regulator

I/O Supply

Vddio2

Vddio0

Vddio3

Vddio1

0.1 µF

Vddd

1 µF

Vdda

0.1 µF

0.1µF

[+] Feedback

CY8C53 Arkusz danych(PDF) 22 Page - Cypress Semiconductor

CY8C53 Arkusz danych(HTML) 22 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL