QG80331M667 datasheet(39/67 Pages) INTEL

39 / 67 page

Specification Update

Intel® 80331 I/O Processor

Non-Core Errata

55.

No support for burst I/O and configuration read/writes

Problem:

The 80331 bridge does not support burst I/O read, I/O write, configuration read, or configuration

write in PCI mode.

Implication:

In conventional PCI mode, it is legal for a requester to attempt a burst I/O read, I/O write, configu-

ration read, or configuration write. The 80331 bridge supports only single data phase configuration

and I/O transactions.

When a master attempts to issue a burst I/O or configuration read, the bridge does not assert

STOP# after the first data phase, resulting in data corruption of all DWords beyond the first.

For burst I/O or configuration writes, the bridge asserts STOP#, but does not de-assert TRDY# on

the final data phase, resulting in loss of data (the second data phase is dropped by the bridge).

PCI-X does not permit these modes of operation.

Workaround:

X86 processors do not allow this condition to occur. In non-X86 systems that do not preclude these

burst mode operations, the application must limit the transfer to a single aligned DWORD (32 bit)

operation.

Status:

No Fix. Not to be fixed. See the Table , “Summary Table of Changes” on page 9.

56.

Read flow through hangs due to disconnect without data at a buffer

boundary.

Problem:

Read flow through hangs due to disconnect without data at a buffer boundary.

Implication:

In PCI to PCI mode an upstream read is issued to the bridge and forwarded to the primary bus,

using a calculated prefetch size of at least 3 cachelines. On the primary bus, the target claims the

request, and delivers data (with intermittent TRDY# slips) up to a 128-byte boundary, then

deasserts TRDY# and waits a number of clocks before disconnecting without data. After the 2nd

chatelaine gets on chip, the bridge enters flow-through and begins delivering data to the initiator. If

the time difference between the end of the primary bus read and the end of the secondary bus read

is approximately 10 clocks or less, the bridge may hang after the data is delivered.

Workaround:

PCI-X to PCI-X and PCI to PCI-X implementations are not affected by this issue.

For PCI to PCI systems in which targets might exhibit the above behavior, set all prefetch factors to

000b. This will set the maximum prefetch size to 2 cachelines (for MRM) and effectively disable

read flow-through. There may be a performance impact due to these settings.

Status:

No Fix. Not to be fixed. See the Table , “Summary Table of Changes” on page 9.

57.

P_SERR# not asserted for parity error on AD[63:32]

Problem:

Primary side P_SERR# is not asserted for a parity error on AD[63:32] during the data phase of a

split response to a read request issued by the bridge.

Implication:

Since no valid data is driven onto the upper A/D bus during a split response for a read transaction,

there are no negative side affects of not asserting P_SERR# in this case.

This behavior does not comply with the PCI-X specification v1.0a requirements in section 5.4.1.3,

however it will have no impact in the application.

Workaround:

No workaround needed.

Status:

No Fix. Not to be fixed. See the Table , “Summary Table of Changes” on page 9.

58.

Bus Interface Unit (BIU) claims DAC addresses in the range of the Memory

Mapped Registers (MMR

Problem:

The BIU incorrectly decodes and claims Dual Address Cycle (DAC) addresses in the

xxxx_xxxx_FFFF_E000h to xxxx_xxxx_FFFF_FFFFh range (e.g. - ‘x’ represents any bit being set

QG80331M667 Arkusz danych(PDF) 39 Page - Intel Corporation

QG80331M667 Arkusz danych(HTML) 39 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Arkusz danych Pobierz

Link URL