Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

STLC5466 Arkusz danych(PDF) 55 Page - STMicroelectronics

Numer części STLC5466
Szczegółowy opis  64 CHANNEL-MULTI HDLC WITH N X 64KB/S SWITCHING MATRIX ASSOCIATED
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC5466 Arkusz danych(HTML) 55 Page - STMicroelectronics

Back Button STLC5466 Datasheet HTML 51Page - STMicroelectronics STLC5466 Datasheet HTML 52Page - STMicroelectronics STLC5466 Datasheet HTML 53Page - STMicroelectronics STLC5466 Datasheet HTML 54Page - STMicroelectronics STLC5466 Datasheet HTML 55Page - STMicroelectronics STLC5466 Datasheet HTML 56Page - STMicroelectronics STLC5466 Datasheet HTML 57Page - STMicroelectronics STLC5466 Datasheet HTML 58Page - STMicroelectronics STLC5466 Datasheet HTML 59Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 130 page
background image
55/130
STLC5466
VI.25 - Transmit Monitor Interrupt Register
TMIR (30)H
When the microprocessor read this register, this register is reset (0000)H.
VI.26 - Memory Interface Configuration Register
MICR (32)H
bit15
TDM5
bit8
bit7
TDM4
bit0
MI71
MI61
MI51
MI41
MI31
MI21
MI11
MI01
MI70
MI60
MI50
MI40
MI30
MI20
MI10
MI00
After reset (0000)H
MIxy : Transmit Monitor Channel x Interrupt, Multiplex y with:
0 ≤ x ≤ 7, 1 of 8 GCI CHANNELS belonging to the same multiplex TDM4 or TDM5
y = 0, GCI CHANNEL belongs to the multiplex TDM4 and y = 1 to TDM5.
MIxy = 1 when:
– a word has been transmitted and pre-acknowledged by the Transmit Monitor Channel xy (In
this case the Transmit Monitor Data Register (TMDR) is available to transmit a new word) or
– the message has been aborted by the remote receive Monitor Channel or
– the Timer has reached one millisecond (in accordance with TIV bit of TMAR) by IM3 bit of IMR.
When MIxy goes to “1”, the Interrupt MTX bit of IR is generated. Interrupt MTX can be masked.
bit15
bit8
bit7
bit0
P41
P40
P31
P30
P21
P20
P11
P10
Nu
Nu
Nu
Nu
Nu
Nu
Nu
REF
After reset (0000)H
REF
:
MEMORY REFRESH
REF=1, SDRAM REFRESH is validated
REF=0, SDRAM REFRESH is not validated
P1 E0/1
P2 E0/1
P3 E0/1
P4 E0/1
PRIORITY 1 for entity defined by E0/1
PRIORITY 2 for entity defined by E0/1
PRIORITY 3 for entity defined by E0/1
PRIORITY 4 for entity defined by E0/1
Entity definition:
PRIORITY 5 is the last priority for SDRAM Refresh if validated. SDRAM Refresh obtains
PRIORITY 0 (the first priority) automatically when the first half cycle is spend without access
to memory.
After reset (E400)H,
the Rx DMA Controller has the PRIORITY 1
the Microprocessor has the PRIORITY 2
the Tx DMA Controller has the PRIORITY 3
the Interrupt Controller has the PRIORITY 4
E 1
E 0
Entity
0
0
Rx DMA Controller
0
1
Microprocessor
1
0
Tx DMA Controller
1
1
Interrupt Controller



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com