ST25R200 datasheet(11/88 Pages) STMICROELECTRONICS

11 / 88 page

Application information

5.1

Operating modes

The device supports four operating modes:

•

Reset mode (RESET)

When the device is supplied and the RESET pin is high, the device is in reset mode. All blocks are

deactivated, no clock is present, and consumption is minimized.

•

Power-down mode (PD)

If the RESET pin is low at power-up, the device goes to power-down mode. In this mode, the AFE static

power consumption is very low, but SPI communication is possible as well as register access to those in

the PD domain.

Blocks that are active in PD mode:

–

VDD_D regulator (1 V) in low power mode

–

Registers in PD domain

•

Wake-up mode (WU)

Wake-up mode is controlled via the wu_en bit. In this mode, the device checks for a change in antenna

properties in regular time intervals and triggers an IRQ in case a change was detected.

Blocks that are active in WU mode:

–

VDD_D regulator (1 V) in low power mode

–

Registers in PD domain

–

RC oscillator

–

WU timer

–

IRQ

•

Ready mode (RD)

Ready mode is controlled by en bit. In this mode, the regulators and crystal oscillator are enabled and the

device is ready to transmit/receive.

Blocks that are active in RD mode:

–

VDD_D regulator (1 V) in normal power mode

–

All registers (both in PD and RD domain)

–

Main logic

–

VDD_A, VDD_DR, VDD_AM (depending on am_en bit) regulators

–

Crystal oscillator

–

IRQ

When RD mode is reached (by enabling en bit) the device issues an IRQ I_osc.

ST25R200

Application information

DS13658 - Rev 2

page 11/88

ST25R200 Arkusz danych(PDF) 11 Page - STMicroelectronics

ST25R200 Arkusz danych(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Arkusz danych Pobierz

Link URL