IXP45X datasheet(69/148 Pages) INTEL

69 / 148 page

Package Information

August 2006

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet

Document Number: 306261-004US

Table 17.

UART Interfaces

Name

Power

Reset†

Normal

After

Reset

Until

Software

Enables

Possible

Configur

ations

After

Software

Enables

Type†

Description

RXDATA0

UART serial data input to UART Pins.

Should be pulled high through a 10-KΩ resistor when not being utilized in the system.

TXDATA0

UART serial data output. The TXD signal is set to the MARKING (logic 1) state upon a reset

operation.

CTS0_N

VI/H

UART CLEAR-TO-SEND input to UART Pins.

When logic 0, this pin indicates that the modem or data set connected to the UART interface of the

processor is ready to exchange data. The signal is a modem status input whose condition can be

tested by the processor.

Should be pulled high through a 10-KΩ resistor when not being utilized in the system.

RTS0_N

UART REQUEST-TO-SEND output:

When logic 0, this informs the modem or the data set connected to the UART interface of the

processor that the UART is ready to exchange data. A reset sets the request to send signal to logic 1.

LOOP-mode operation holds this signal in its inactive state (logic 1)

RXDATA1

UART serial data input.

Should be pulled high through a 10-KΩ resistor when not being utilized in the system.

TXDATA1

UART serial data output. The TXD signal is set to the MARKING (logic 1) state upon a Reset

operation.

CTS1_N

VI/H

UART CLEAR-TO-SEND input to UART pins.

When logic 0, this pin indicates that the modem or data set connected to the UART interface of the

processor is ready to exchange data. The signal is a modem status input whose condition can be

tested by the processor.

Should be pulled high through a 10-KΩ resistor when not being utilized in the system.

RTS1_N

UART REQUEST-TO-SEND output:

When logic 0, this informs the modem or the data set connected to the UART interface of the

processor that the UART is ready to exchange data. A reset sets the request to send signal to logic 1.

LOOP-mode operation holds this signal in its inactive state (logic 1).

Note:

This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor,

see Table 1 on page 13.

†

For a legend of the Type codes, see Table 8 on page 43.

IXP45X Arkusz danych(PDF) 69 Page - Intel Corporation

IXP45X Arkusz danych(HTML) 69 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL