Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD4884BBCZ Arkusz danych(PDF) 78 Page - Analog Devices

Numer części AD4884BBCZ
Szczegółowy opis  Dual-Channel 16-Bit, 20MSPS, SAR ADC with Analog Front End
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD4884BBCZ Arkusz danych(HTML) 78 Page - Analog Devices

Back Button AD4884BBCZ Datasheet HTML 74Page - Analog Devices AD4884BBCZ Datasheet HTML 75Page - Analog Devices AD4884BBCZ Datasheet HTML 76Page - Analog Devices AD4884BBCZ Datasheet HTML 77Page - Analog Devices AD4884BBCZ Datasheet HTML 78Page - Analog Devices AD4884BBCZ Datasheet HTML 79Page - Analog Devices AD4884BBCZ Datasheet HTML 80Page - Analog Devices AD4884BBCZ Datasheet HTML 81Page - Analog Devices AD4884BBCZ Datasheet HTML 82Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 116 page
background image
Data Sheet
AD4884
DIGITAL FEATURES
analog.com
Rev. 0 | 78 of 116
Asynchronous Read Access
Access to the FIFO data is made through either a LVDS configura-
tion (single lane only) or the multioutput SPI configuration of the
data interface after the capture has completed. As a result, access
is asynchronous to the capture process, and there are no specific
timing restrictions between the conversion and interface clocks.
Synchronization between the data FIFO and the data interface
clock domain requires each read access to begin with a header
followed by a transfer of M bytes of conversion data, where M
equals the product of the total number of results specified in the
FIFO_WATERMARK register (Address 0x1D and Address 0x1E)
and the integer length in bytes (for SPI data interface) of a sin-
gle conversion result. Note that the number of active data lanes
reduces the access period by a factor of 2 for each doubling of the
number of active lanes.
Figure 123. Asynchronous Capture Read Timing, Data FIFO Enabled, Single Data Lane
Figure 124. Asynchronous Capture Read Timing, Data FIFO Enabled, Quad Data Lane Configuration



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com